


ADVERTISEMENT

CAMSTAR

**YOUR BUSINESS IS GLOBAL.**  
Why Isn't Your Manufacturing Software?



LEARN MORE

[HOME](#) [MAGAZINE](#) [TECHNOLOGY CHANNELS](#) [RELATED INDUSTRIES](#) [NEWSLETTERS](#) [WEBCASTS](#) [PODCASTS](#) [BLOGS](#) [BUYERS GUIDE](#)

RESOURCES

 to SEMICONDUCTOR INTERNATIONAL Magazine

## SEMI-CONSCIOUS

« [Are You Safe?...](#) | [Main](#) | [The Big Debate: 450 mm or Not?...](#) »  
[Link This](#) | [Email this](#) | [Blog This](#) | [Comments \(1\)](#)



Pete Singer

### 3D: A Whole World of Challenge

September 6, 2007

Major manufacturing challenges related to production on very thin wafers need to be overcome for 3D chip stacking to become a mainstream technology. That was the main message from Dr. Christo Bojkov, director of WLP engineering and technology at Maxim Integrated Products (Dallas, Tex.), speaking at the Semitool PEAKS Wafer Level Packaging Symposium. Bojkov is also involved with work at Texas A&M, working with Professor Manual Soriaga.

Bojkov said stress on thin wafers resulted in serious problems with warp and bow, as well as delamination, cracking, blistering -- problems compounded by a lack of metrology standards and tools. The thinner the wafer, the bigger the problem!

A common error, he said, is that stress measurements are typically done soon after various process steps, but the results are not meaningful because stress changes dramatically with time. This is well documented in an IBM article "[Mechanism for Microstructure Evolution in Electroplated Copper Thin Films Near Room Temperature](#)" that appeared in the Journal of Applied Physics. How much stress is acceptable? Bojkov said stay below 100 Mega Pascal and "you'll be happy."

Stress comes in two flavors: compressive and tensile (no film has zero stress says Bojkov) depending on factors such as crystal size and/or surface roughness, depending on the film composition. Compressive stress is more desirable, since tensile films "really peel off" -- the problem is all films tend to stay tensile!

Subsurface damage is also a major problem that is not well understood. Presently, people use surface roughness measurements to get a handle on the degree of damage, but Bojkov said that was nonsense.

A big surprise was the Bojkov said that a carrier approach, where thinned wafers are temporarily bonded onto a thick carrier wafer, was "more forgiving" but that it was "highly unacceptable" in a manufacturing environment and that much work needed to be done to demonstrate that such a process was reliable. EVG and [Brewer Science](#) have developed a carrier process, and will have volume iron-man-type-test results available by the end of the year. The temporary bond can withstand process temperatures up to 220C and debonds at 250C. EVG presently offers a 200 mm tool, with a 300 mm version due out next year.

Yet another problem, said Bojkov is that wafers are always sitting on edge when transported, which can lead to chipping.

Wafers with TSVs are heavily perforated, "like swiss cheese" which creates additional problems.

Bojkov concluded with a list of challenges for the [EMC3D consortium](#) to address:

- How to prevent wafer-edge chipping without edge rounding on thinned wafers.
- How to safely back-grind thinned wafers and control subsurface damage.
- How to reduce intrinsic and thermal stress on metallized wafers.
- Understand thermal gradients in sandwiched wafers.
- Develop spec limits and control limits for stress measurements.

Posted by [Pete Singer](#) on September 6, 2007 | [Comments \(1\)](#)

Industries: [Semiconductor Packaging](#), [Wafer Processing](#)

September 7, 2007

In response to: [3D: A Whole World of Challenge](#)

[Phil Garrou](#) commented:

Pete, No one looking seriously at 3D Integration is contemplating handling the thin wafers on their production lines. By thin I mean 50 microns or less which is what most of the proposed processes are looking at. In all of these cases the wafers are either on a carrier wafer or are already bonded to the stack. In both of these cases stress needs to be managed, but is not a major issue. In terms of Fabs not supporting the use of carrier wafers - Fabs do not like any change. Fabs were highly resistant to introducing Cu to their lines...but in the end...because it was necessary...they did.

### RECENT POSTS

[The Sun is Free, Baby!](#)

[Semicon Europa in Stuttgart](#)

[The Big Debate: 450 mm or Not?](#)

[3D: A Whole World of Challenge](#)

[Are You Safe?](#)

[Nanners for Nano](#)

[Icarus, Don't Despair](#)

[Process know-how a commodity](#)

### RECENT COMMENTS

Bob on [The Sun is Free, Baby!](#)

CT on [The Sun is Free, Baby!](#)

economic reality on [The Big Debate: 450 mm or Not?](#)

Phil Garrou on [3D: A Whole World of Challenge](#)

Icarus on [Icarus, Don't Despair](#)

### MOST COMMENTED ON

[Process know-how a commodity](#) (2)

[The Sun is Free, Baby!](#) (2)

[3D: A Whole World of Challenge](#) (1)

[Icarus, Don't Despair](#) (1)

[The Big Debate: 450 mm or Not?](#) (1)

### ARCHIVES

[October 2007](#)

[September 2007](#)

[August 2007](#)

[July 2007](#)

### BLOG

[Semi-Conscious](#)

Advertisements



**POST A COMMENT**

Display Name  or Registered Users Login [Here](#).

Please restrict submissions to less than 7,000 characters (including any HTML formatting).



Before submitting this form, please type the characters displayed above:

Advertisement

Your B2B supplier  
search starts here.

Product/Service    Company

Kellysearch.com

Everything you need, nothing you don't

Ads By Google

**Fab Process Improvement**

Remote level wafer with accurate repeatable data.  
[www.wafersense.com](http://www.wafersense.com)

**Measure Wafers & Dies**

Measure flatness, thickness, warpage, bump height & die height.  
[www.viewang.com](http://www.viewang.com)

**Semiconductor Consulting**

Wafer Processing, Implantation Metrology and Rapid Thermal Experts  
[www.coresystems.com](http://www.coresystems.com)

[About Us](#) | [Advertising Info](#) | [Site Map](#) | [Contact Us](#) | [Free Subscriptions](#) | [Useful Sites](#) | [RSS](#)

©2007 [Reed Business Information](#), a division of [Reed Elsevier Inc.](#) All rights reserved.  
Use of this Web site is subject to its [Terms of Use](#) | [Privacy Policy](#)

**Please visit these other Reed Business sites**

**Media & Publishing:**

Broadcasting & Cable | ContentAgenda | LA 411 | Library Journal | Multichannel News | New York 411 | Publishers Weekly | School Library Journal | Criticas | Tradeshow Week | Variety | Video Business

**Manufacturing:**

Control Engineering | Design News | Industrial Distribution | Logistics Management | Kellysearch | Manufacturing Business Technology | Modern Materials Handling | Plant Engineering | Purchasing | Purchasing Data | Supply Chain Management Review

**Business & Printing:**

Converting | DM2-DecisionMaker | Expert Business Source | Graphic Arts Blue Book | Graphic Arts Monthly | Hot Frog USA | Packaging Digest | The Industry Measure | Tracom Group | Zibb

**Gifts & Furnishings:**

Casual Living | Furniture Today | Gifts & Decorative Accessories | Home Textiles Today | Home Accents Today | Jewelers' Circular Keystone | Kids Today | Playthings

**Hospitality:**

Chain Leader | Foodservice Equipment & Supplies | Hotels | R&I

**Electronics:**

EDN | Instat | Semisource | Semiconductor International | Test & Measurement World | TWICE

**Building & Construction:**

Associated Construction Publications | Building Design & Construction | Building Team Forecast | Construction Equipment | Consulting Specifying Engineer | HousingZone | Interior Design | Professional Builder | Professional Remodeler | Reed Connect | Reed Construction Bulletin | Reed Construction Data | Reed First Source | RS Means