



Leading the Next

Wafer-Level MEMS Packaging

Suk-Jin Ham*, Yoon-Chul Sohn**,
Woon-Bae Kim, and Chang-Youl Moon (Director Of Center)

Packaging Center

Samsung Advanced Institute of Technology

E-mail* : sj.ham@samsung.com


E-mail** : younchul.son@samsung.com



ADVANCED INSTITUTE
OF TECHNOLOGY
PACKAGING CENTER



MEMS vs. IC Packaging

- ❑ Semiconductor Packaging :
Electrical Connection, Heat dissipation, Mechanical Protection
- ❑ MEMS Package :
Electrical, Optical and Mechanical Connection
Hermetic or Vacuum Cavity for moving structure




MEMS vs. IC Package


□ MEMS PKG vs. Semiconductor PKG


		Semiconductor PKG	MEMS PKG
Applications		<ul style="list-style-type: none"> • High Volume : Telecommunications Consumer electronics 	<ul style="list-style-type: none"> • Multiple application : Medical, Bio, Automobile Telecommunication, Display
Structure	Geometry	 <ul style="list-style-type: none"> • 2-Dimension • Quasi-hermetic 	 <ul style="list-style-type: none"> • 3-Dimension • Hermetic / Vacuum Package
	Film Thickness CD Aspect Ratio Topology	<ul style="list-style-type: none"> • 1um • Sub micron • < 2:1 • < 1um 	<ul style="list-style-type: none"> • 1 ~ several hundred um • > 1um • < 100:1 • < several hundred um
Technical Issue		<ul style="list-style-type: none"> • High speed • Small size • High density • Thermal dissipation • EMI 	<ul style="list-style-type: none"> • Micro level Issue Stress-induced deformation, Stiction, Wear-out • Material Issue Chemical Reaction Biological Compatibility
Needs		<ul style="list-style-type: none"> • High Performance • Small Form-Factor • System Integration 	<ul style="list-style-type: none"> ▪ Low Cost ▪ Yield & Infrastructure ▪ Reliability ▪ Standardization

MEMS vs. IC Package





Key Technology of WL- μ P







Representative SAIT RF-Device WLP




- Package size : 1 x 1 x 1 mm, 2.5 x 2.5 x 1 mm
- The number of via : 6 ~ 20
- Via diameter : 40 ~ 80 um
- Wafer bonding : 2 or 3 wafers using Au/Sn Metal Layers


Schematics & X-Ray Inspection Image




Stable Flux-free Au-Sn Eutectic Bonding




- ❑ Au-Sn Eutectic bonding
- ❑ Solid Liquid Interface Diffusion
 - Uniform bonding
 - Solder formation using e-beam
 - Remelting temp. above 280C
 - Stable bonding
 - Merit for process design




Design Change





□ Film Bulk Acoustic Resonator (FBAR)




● Schematics



● Equivalent Circuit Model



Pressure Cooker Test (121 °C / 100%RH / 2atm)




[After PCT 96H Graph : #19 sample]


[After PCT 96H]

	Fr(MHz)	Fa(MHz)	IL(dB)
Mean	0.57	0.00	-0.005
Stdev	1.08	0.00	0.024
Max	4	0.00	0.048
Min	-1	0.00	-0.080


Fr [MHz]



Fa [MHz]



IL [dB]



Summary of Reliability Test

[Table1. NRES#03 Sample Reliability Test Result]

Item	Condition	Duration	RF-Performance			Result
			Fa (MHz)	Fr (MHz)	IL (dB)	
1. PCT	121 °C/100%RH/2atm	96 Hours	0.57	0.00	-0.005	Pass
2. Humidity Test	85 °C/85%RH	120 Hours	0.48	0.10	0.010	Pass
3. High Temp. storage	125 °C	120 Hours	0.24	0.00	0.010	Pass
4. Temp. Cycle	-40 °C/85 °C 2 Hours/Cycle	30 Cycles	0.38	0.05	0.010	Pass

Residual Gas Analysis

Gas	Gas detected after breaking the packages					
	Before the tests		After PCT 96 Hours		85/85 120 Hours	
	μl	%	μl	%	μl	%
H ₂ O	0.02	2.2	0.02	2.0	0.02	2.5
N ₂	0.91	97.8	1.12	98.0	0.90	97.5
Total	0.93	100.0	1.14	100.0	0.93	100.0

- ❑ **Driven Technologies in MEMS Packaging – WLP**

- ❑ **Key Technology for WLP**
 - **Wafer-Level Bonding Technology**

 - **Through Wafer Interconnection Technology**

 - **Hermeticity Evaluation Technology**

- ❑ **Suitable for MEMS - Low Temperature Bonding**